Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S45	2	"6467083".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2004/12/22 07:34
S44	94	(trace tracing) near10 mode and "717".clas.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 15:55
S43	114	trac$3 near10 mode and "717".clas.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 15:55
S42	123	trac$3 near20 mode and "717".clas.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 15:55
S41	123	trac$3 with mode and "717".clas.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 15:55
S40	0	trac$3 with enabl$3 with process with (asid pid id identifi$6) and "717".clas.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 15:54
S39	60	trac$3 with enabl$3 with process with (asid pid id identifi$6)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 15:18
S38	34	trac$3 with enabl$3 with process with $2id	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 15:17
S37	982	trac$3 with enabl$3 with process	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 15:15
S36	8	trac$3 with trigger$2 with base$1 with process	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 15:14
S35	208	trac$3 with trigger$2 with process	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 15:13
S34	2	717/127,128.ccls. and (asid)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 15:13

S33	43	717/127,128.ccls. and (asid pid)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 15:06
S32	29	asid near3 application	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 15:06
S31	36	asid with mode	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 15:01
S30	783	asid	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 15:01
S29	14	pid with debug$	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 15:01
S28	63	S26 S27 ("6467083" "6658649" "6684348" "20020046393").pn.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 14:51
S27	52	("3473154"|"3585599"|"3681534"|"37 04363"|"3707725"|"3771131"|"379483 1"|"3805038"|"3906454"|"4205370"|"4 293925"|"4423508"|"4462077"|"45034 95"|"4511960"|"4539682"|"4553223"|" 4554661"|"4590550"|"4742466"|"4783 675"|"5058114"|"5150470"|"5289587" |"5404470"|"5434622"|"5471594"|"55 33193"|"5581691"|"5625785"|"568963 6"|"5689694"|"5715435"|"5748904"|"5 751942"|"5848264"|"5878208"|"59464 86"|"6009270"|"6012085"|"6106573"|" 6246777"|"6282701"|"6338159"|"6353 924"|"6457144"|"6487715"|"6615371" |"20010054175"|"20020147965").PN.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 14:48
S26	45	("5581691"|"3585599"|"5715435"|"37 94831"|"5848264"|"3805038"|"450349 5"|"4533223"|"5625785"|"5689694"|"6 256777"|"3473154"|"3906454"|"42939 25"|"4462077"|"3707725"|"4205370"|" 4511960"|"4554661"|"4590550"|"5471 594"|"5689636"|"3681534"|"3702989" |"3704353"|"3771131"|"4423508"|"45 39682"|"4553223"|"4742466"|"478376 2"|"4835675"|"5058114"|"5150470"|"5 289587"|"5404470"|"5434622"|"55331 93"|"5748904"|"5751942"|"5878208"|" 5946486"|"6009270"|"6012573").PN.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 14:48

S20	52	("3473154"|"3585599"|"3681534"|"37 04363"|"3707725"|"3771131"|"379483 1"|"3805038"|"3906454"|"4205370"|"4 293925"|"4423508"|"4462077"|"45034 95"|"4511960"|"4539682"|"4553223"|" 4554661"|"4590550"|"4742466"|"4783 675"|"5058114"|"5150470"|"5289587" |"5404470"|"5434622"|"5471594"|"55 33193"|"5581691"|"5625785"|"568963 6"|"5689694"|"5715435"|"5748904"|"5 751942"|"5848264"|"5878208"|"59464 86"|"6009270"|"6012085"|"6106573"|" 6246777"|"6282701"|"6338159"|"6353 924"|"6457144"|"6487715"|"6615371" |"20010054175"|"20020147965").PN.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 14:05
S25	4	S24 not S21	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 10:50
S24	63	S19 S20 ("6467083" "6658649" "6684348" "20020046393").pn.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 10:50
S22	62	S19 S20 ("6467083" "6658649" "6684348" "2002/0046393").pn.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 10:50
S23	3	S22 not S21	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 10:49
S21	59	S19 S20	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 10:48
S19	45	("5581691"|"3585599"|"5715435"|"37 94831"|"5848264"|"3805038"|"450349 5"|"4533223"|"5625785"|"5689694"|"6 256777"|"3473154"|"3906454"|"42939 25"|"4462077"|"3707725"|"4205370"|" 4511960"|"4554661"|"4590550"|"5471 594"|"5689636"|"3681534"|"3702989" |"3704353"|"3771131"|"4423508"|"45 39682"|"4553223"|"4742466"|"478376 2"|"4835675"|"5058114"|"5150470"|"5 289587"|"5404470"|"5434622"|"55331 93"|"5748904"|"5751942"|"5878208"|" 5946486"|"6009270"|"6012573").PN.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/12/21 10:29

| S18 | 91 | ("5581691"\|"3585599"\|"5715435"\|"37 94831"\|"5848264"\|"3805038"\|"450349 5"\|"4533223"\|"5625785"\|"5689694"\|"6 256777"\|"3473154"\|"3906454"\|"42939 25"\|"4462077"\|"3707725"\|"4205370"\|" 4511960"\|"4554661"\|"4590550"\|"5471 594"\|"5689636"\|"3681534"\|"3702989" \|"3704353"\|"3771131"\|"4423508"\|"45 39682"\|"4553223"\|"4742466"\|"478376 2"\|"4835675"\|"5058114"\|"5150470"\|"5 289587"\|"5404470"\|"5434622"\|"55331 93"\|"5748904"\|"5751942"\|"5878208"\|" 5946486"\|"6009270"\|"6012573").PN. | US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2004/12/21 10:28 |

Web   Images   Groups^{New!}   News   Froogle   **more »**

mips64 5kc processor core user's manual | Search |

W b   Results **1 - 10** of about **145** for **mips64 5kc** <u>processor</u> <u>core</u> <u>user's</u> manual. **(0.17** seconds)

MIPS Technologies, Inc.: MIPS64® 5K™ Family

... The **MIPS64 5Kc® core** is specially suited for digital ... The **MIPS64® 5Kf™ core**
integrates a IEEE 754 ... Co-**processor** interface; Programmable Cache Controller
and ...
www.mips.com/content/Products/ Cores/64-BitCores/MIPS645KFamily - 33k -
<u>Cached</u> - <u>Similar pages</u>

MIPS Technologies, Inc.: **Processor Cores**

... Family Integrator's Guide v2.02 (582 KB) **MIPS64® 5K™ Processor Core** Family
Software **User's Manual** v2.08 (5417 KB) **MIPS64® 5Kc® Processor Core** Data Sheet
v2 ...
www.mips.com/content/Documentation - 32k - <u>Cached</u> - <u>Similar pages</u>
[<u>More results from www.mips.com</u>]

3C Related Data - CPU

... Set Architecture, **MIPS64 5kc Processor Core** Datasheet. The **MIPS64** Privileged
Resource Architecture. **MIPS64** 5k **Processor Core** Family Software - **User's Manual**. ...
3c.nii.org.tw/3c/silicon/silicon_rd_cpu.htm - 101k - <u>Cached</u> - <u>Similar pages</u>

<i>Quick piping</i>

... **MIPS64** 5K **Processor Core** Family Soft¿ware Users **Manual**. MIPS Technologies,
2001. 36 MIPS Technologies. **MIPS64 5Kc Processor Core** Datasheet. ...
portal.acm.org/ citation.cfm?
id=513859&jmp=indexterms&dl=GUIDE&dl=ACM&CFID=11111111&CF... - Supplemental
Result - <u>Similar pages</u>

Poster8 Abstract

... The **MIPS64 5Kc** high-performance 64-bit **processor core** features a high-performance
64-bit MIPSR **processor core** with fast MAC instructions. It is **user**-level code ...
www.coolchips.org/CoolIII-frame/poster8-abstract.htm - 4k - <u>Cached</u> - <u>Similar pages</u>

[PDF] RISC Microprocessors Examples: MIPS & ARM

File Format: PDF/Adobe Acrobat - <u>View as HTML</u>
... Pamphlet about all NEC MIPS **processors**: ... **Cores**: highperformance 64b, lowcost
32b, on ... **MIPS64 5Kc**: 6 pipeline stages, support for cache, 350 ...
www.elet.polimi.it/upload/silvano/ mioweb5/FilePDF/ARC-MULTIMEDIA/RISCEx2.pdf -
<u>Similar pages</u>

MIPS Technologies introduces world's first synthesizable 64-Bit ...

... Texas Instruments, will also offer the **MIPS64 5Kc** as a ... providing a complete, easy-to-
use **cor** for a ... The new **processor** design supports 0.18 micron, 0.15 micron ...
www.us.design-reuse.com/news/news2023.html - 49k - <u>Cached</u> - <u>Similar pages</u>

MIPS Technologies and TSMC form strategic alliance to deliver " ...

... The **MIPS64 5Kc** high-performance 64-bit **processor core** features a high-performance
64-bit MIPS® **processor core** with fast MAC instructions. It is **user**-level ...
www.us.design-reuse.com/news/news1779.html - 51k - <u>Cached</u> - <u>Similar pages</u>
[<u>More results from www.us.design-reuse.com</u>]

Green Hills Software To Provide Integrated Development Environment ...

... The **MIPS64 5Kc** (Opal) is a high-performance, synthesizeable 64-bit RISC **processor**
core optimized for ... most instructions, a co-**processor** interface for ...
www.ghs.com/news/archive/200313m.html - 14k - <u>Cached</u> - <u>Similar pages</u>

MIPS Embedded Resource Catalog | Gold Edition 2004